Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

PTO/SB/05 (1/98)

ís

Name

Address

City

Please type a plus sign (+) inside this box ->

Under the Paperwork Reduction Act of 1995, no persons are requi	red to respond to a collection of information unless it displays a valid OMB control number.
UTILITY	Attorney Docket No. 3815US (98-0670)
PATENT APPLICATION	First Inventor or Application Identifier Tongbi Jiang
TRANSMITTAL	Title METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES
(Only for new nonprovisional applications under 37 CFR 1.53(b))	Express Mail Label No. EL413915958US
APPLICATION ELEMENTS Assistant Commissioner for Patents	
APPLICATION ELEMENTS See MPEP chapter 600 concerning utility patent application contents	ADDRESS TO: Box Patent Application
1. X * Fee Transmittal Form (e.g., PTO/SB/17) (Submit an original, and a duplicate for fee processin	6. Microfiche Computer Program (Appendix)
2. X Specification [Total Pages] (preferred arrangement set forth below)	7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
Descriptive title of the Invention Cross References to Related Applications	a. Computer Readable Copy
- Statement Regarding Fed sponsored R & D	b. Paper Copy (identical to computer copy)
- Reference to Microfiche Appendix	c. Statement verifying identity of above copies
Background of the Invention Brief Summary of the Invention	
- Brief Summary of the invention - Brief Description of the Drawings (if filed)	ACCOMPANYING APPLICATION PARTS
- Detailed Description	8. X Assignment Papers (cover sheet & document(s))
- Claim(s)	37 C.F.R.§3.73(b) Statement
Abstract of the Disclosure	9. X (when there is an assignee) X Power of Attorney
3. X Drawing(s) (35 U.S.C. 113) [Total Sheets	4] 10. English Translation Document (if applicable)
4. Oath or Declaration [Total Pages	2] Information Disclosure Statement (IDS)/PTO-1449 X Copies of IDS Citations
a. X Newly executed (original or copy)	12. Preliminary Amendment
b Copy from a prior application (37 C.F.F. (for continuation/divisional with Box 17 comp	
i. <u>DELETION OF INVENTOR(S)</u> Signed statement attached de	leting * Small Entity Statement(s) (PTO/SB/09-12) Statement filed in prior application Status still proper and desired
inventor(s) named in the prior ap see 37 C.F.R. §§ 1.63(d)(2) and	oplication, Continued Compact Delication Decreased
5. Incorporation By Reference (useable if Box 4b is co	hecked) (If foreign priority is claimed)
The entire disclosure of the prior application, fro copy of the oath or declaration is supplied under	
considered to be part of the disclosure of the ac	
application and is hereby incorporated by reference therein. where one has been filed in a prior application and is being relied upon.	
17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment.	
Continuation Divisional Continuation-in-part (CIP) of prior application No:	
Prior application information: Examiner	Group / Art Unit:
18. CORRESPONDENCE ADDRESS	
Customer Number or Bar Code Label	
Customer Number or Bar Code Label or LXI Correspondence address below (Insert Customer No. or Attach bar code label here)	

Country Telephone USA Fax (801) 532-1922 (801) 531-9168 Name (Print/Type) Registration No. (Attorney/Agent) Joseph A Walkowski 28,765 Date 01/14/00

Utah

Zip Code

84110

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

State

Joseph A. Walkowski

P.O. Box 2550

Salt Lake City

Trask, Britt & Rossa

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: <u>EL413915958US</u>

Date of Deposit with USPS: <u>January 14, 2000</u>

Person making Deposit: <u>Jared S. Turner</u>

APPLICATION FOR LETTERS PATENT

for

METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES

Inventors: Tongbi Jiang Edward A. Schrock

Attorneys: Joseph A. Walkowski Registration No. 28,765 Devin R. Jensen Registration No. 44,805 TRASK, BRITT & ROSSA P.O. Box 2550 Salt Lake City, Utah 84110 (801) 532-1922

METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES

5

BACKGROUND OF THE INVENTION

<u>Field of the Invention</u>: This invention relates generally to chip-scale semiconductor packages. More particularly, this invention pertains to methods for fabricating low cost chip-scale semiconductor packages in a ball grid array configuration using a lead frame as an interposer.

10

State of the Art: A chip-scale package (CSP) is a semiconductor die package having exterior dimensions (length, width, height) which are the same as, or only slightly larger than, the dimensions of the bare die of the bare die itself. Such packages are relatively inexpensive to fabricate, and their small size conserves valuable "real estate" (space) on a carrier substrate such as a printed circuit board bearing a number of semiconductor dice of the same or different types.

The use of CSP's in the construction of larger, multi-die semiconductor devices

15

provides certain advantages over the use of either bare dice or larger, conventional transfer-molded packages. The semiconductor die in a CSP is at least partially encapsulated and thereby protected, unlike the bare semiconductor dice used, for example, in a direct chip attach (DCA) assembly. This protection increases the physical robustness of the die and reduces the amount of care which must be used to store, test, manipulate and place the die on a carrier substrate or other higher-level packaging. This, in turn, reduces the costs required to fabricate a multi-chip module or other, more sophisticated electronic assembly because less expensive methods may be used to manipulate and place

and handling than bare semiconductor dice. The encapsulant surrounding the

25

20

semiconductor die in a CSP protects the semiconductor die from moisture, dust and other

a CSP on a carrier. Likewise, CSP's are more resistant to damage during normal shipping

environmental contaminants, thus resulting in a lower potential for environmentally-

induced malfunctions and failures. In addition, leads or traces of a CSP may facilitate relocation and expansion of the pitch (spacing) of external electrical connections of the die

by rerouting of the original bond pad connections to more convenient locations. The larger pitch is obtained by extending leads away from the originally-fabricated semiconductor die bond pad locations so that the external connections may be configured as an array, for example a ball grid array (BGA), of solder balls. Thus, a CSP offers all of the foregoing advantages over the use of a bare semiconductor die in semiconductor device assembly processes without significantly increasing the size of the entire package over that of the bare die and at a far lower cost than if conventional transfer-molded packaging approaches are employed.

In the current state of the art of chip-scale packaging, leads of a typical CSP extend out to the outer surface of the CSP, where they are at least partially exposed. One problem associated with such a configuration is that exposure of at least portions of the leads to the outer surface of the CSP may cause inadvertent connections when the CSP is connected to a carrier. Such inadvertent connections may short out the CSP or cause other, undesired results. Another problem has to do with the technique used to connect the CSP to a carrier. Typically, solder balls are arranged in a ball grid array (BGA) on the exposed portions of the leads of the CSP outside the encapsulating material in order to facilitate connection to a carrier substrate. Such fully-exposed solder balls are not as resilient or robust as a connection which would extend from within a CSP and be partially laterally surrounded by encapsulation. In addition, the ability to vary the size, pitch and configuration of a BGA in conventional CSP's is limited by the need to expose portions of the leads on the outside of the encapsulant, since the solder balls are placed after encapsulation of the die.

One example of a CSP as disclosed in United States Patent 5,684,330 is illustrated in drawing FIG. 1. A CSP package 200 comprises a semiconductor die 210 to which is adhesively attached a circuit board 220 by a polyimide tape 230. The circuit board is characterized as a thin copper plate covered with an insulating meterial. The semiconductor die 210 is conductively connected to traces (not shown) on circuit board 220 by wire bonds 240. An outer surface 201 of the CSP 200 is defined by encapsulating the semiconductor die 210, tape 230, circuit board 220, and wire bonds 240 within an

10

15

20

25

encapsulation material 260 such that conductive pads at the end of traces of the circuit board 220 extend to the outer surface 201 of the CSP 200. Following encapsulation of the CSP 200, solder is used to mechanically and electrically connect portions of leads 220 which are exposed outside of the encapsulation material to a carrier substrate such as a board for a multi-chip module. Although not described in the '330 patent, in some instances by others, the solder may be placed as solder balls 250 on leads 220 in a ball grid array to complete the CSP 200, while in other instances the solder may be placed on a carrier substrate and the leads 220 placed in contact therewith for reflow.

While wire bonding is a low cost and high yield process for fabricating CSP's. including a CSP using solder ball interconnections to a carrier substrate such as is disclosed in the '330 patent, using a printed circuit board as an "interposer" for rerouting external electrical connections from the bond pads of a semiconductor die to new locations presents significant challenges in terms of selection of a suitable adhesive material used to secure the circuit board to the active surface of the die as well as the board-to-die lamination process. On the one hand, a low Tg adhesive (low glass transition temperature adhesive as the term Tg is applied and used in relation to an adhesive) is required to effect a low temperature die attach process to accommodate the relatively limited temperature tolerance exhibited by printed circuit boards. On the other hand, a high Tg adhesive is required to achieve a predictable, high wire bond yield. With a BT resin laminate circuit board containing a mixture of bismaleimide triazine resins so that it exhibits higher thermal stability than FR-4 epoxy-glass laminate circuit boards, and using commercially-available Taiyo solder mask technology, a lamination process temperature of 250°C or more is required to achieve adequate adhesion between the dielectric tape and the board and between the tape and the semiconductor die. Such high processing temperatures may in some instances lead to low wire bond, encapsulation and solder placement yields due to oxidation, contamination and degradation of the bond pads, solder ball pads and the polymers used in the circuit board.

10

15

20

25

SUMMARY OF THE INVENTION

According to the invention, a chip-scale package is provided including a semiconductor die having bond pads on the active surface thereof, a semiconductor die package, and a metal lead frame including lead fingers dielectrically attached to the active surface, the lead fingers being connected, preferably by wire bonds, to bond pads on the active surface of the semiconductor die. Carrier bonds in the form of discrete conductive elements such as solder balls, conductive epoxy bumps or conductor-filled epoxy bumps are then attached to the lead fingers to define an array of external connections for the die. The entire package is then encapsulated in an insulating material such that a portion of each of the discrete conductive elements extends through the encapsulant.

The CSP of the present invention is formed by first dielectrically attaching lead fingers of a suitably-configured lead frame to the active surface of a semiconductor die in a leads-over-chip (LOC) configuration using a dielectric adhesive in the form of a film or a dual-sided adhesive tape. The lead fingers are then electrically connected to the bond pads on the active surface of the semiconductor die. Carrier bonds in the form of discrete individual conductive elements, such as the aforementioned solder or epoxy, are directly attached to the lead fingers in a desired pattern to form an array. Encapsulation of the package is then accomplished with a material having a low modulus of elasticity using encapsulation techniques for such a material. The resulting CSP is an encapsulated semiconductor die package having a pattern of discrete conductive elements protruding therefrom through the encapsulant material.

BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

While the specification concludes with claims particularly pointing out and distinctly claiming that which is regarded as the present invention, the advantages of this invention can be more readily ascertained from the following description of the invention when read in conjunction with the accompanying drawings in which:

FIG. 1 illustrates a cross-sectional view of an exemplary, prior art chip-scale package;

FIG. 2 illustrates a top elevation of one embodiment of the chip-scale package of the present invention;

FIG. 3 illustrates a cross-sectional view of the embodiment of FIG. 2, taken along line 3-3;

FIG. 4 illustrates a cross-sectional view of an alternative embodiment of the chip-scale package of the present invention;

FIG. 5 illustrates a top-down view of an alternative embodiment of the chip-sized package of the present invention having staggered discrete conductive connections; and

FIG. 6 illustrates a side view of the chip-sized package of FIG. 5 connected to a carrier substrate.

DETAILED DESCRIPTION OF THE INVENTION

Illustrated in drawing FIG. 2 is a plan view of an embodiment of a chip-scale package 100 of the present invention. Bond pads 12 of semiconductor die 10 are conductively connected to metal lead fingers 14 by wire bonds 16, which may comprise gold, aluminum or alloys thereof as known in the art. A discrete conductive element 18 (also termed a carrier bond) such as a solder ball is secured to each of the lead fingers 14. The assembly is encapsulated within a suitable dielectric material, but for the outer ends of discrete conductive elements 18, which protrude through the encapsulant.

Embodiment 100 of the chip-scale package of the present invention is further illustrated by drawing FIG. 3 which comprises a cross-sectional view of drawing FIG. 2. With reference to drawing FIG. 3, lead fingers 14 are attached to the active surface 11 semiconductor die 10 by a dielectric adhesive structure 21 disposed therebetween. The dielectric structure 21 may comprise a polyimide film, or a dielectric tape such as a polyimide having an adhesive or each side thereof to respectively adhere to active surface 11 and the undersides 23 of lead fingers 14. As noted with respect to drawing FIG. 2 but better shown in drawing FIG. 3, outer portions of each discrete conductive element 18 protrude beyond the encapsulation material 60 so that the conductive elements 18 may be mechanically and electrically connected in a flip-chip (active surface

20

5

10

15

10

15

20

25

down) orientation to a carrier substrate 900 such as a printed circuit board (see drawing FIG. 6).

Referring to drawing FIG. 4, a cross-sectional view of a further embodiment of the present invention, semiconductor die 10 has an active surface 11 upon which bond pads 12 are located. The bond pads 12 provide a location on the active surface 11 of the semiconductor die 10 for attaching conductive bonds 40. The semiconductor die 10 may comprise any semiconductor die used in DCA processes or in typical CSP configurations. Such semiconductor dice 10 include, but are not limited to, memory devices, such as dynamic random access memory (DRAM), static random access memory (SRAM), and other types of semiconductor dice, including, without limitation, microprocessors and logic chips, which may be embedded within a chip-scale package 100.

The conductive traces 20 may each be an individual conductive trace or a lead frame member of the type commonly used with existing leads-over-chip (LOC) technology. Typically, the conductive trace 20 of the CSP 100 is a metallic lead frame member, having an upper and a lower surface, which is attached to the semiconductor die 10 using LOC lamination technology as previously described. The lower surface of the conductive trace 20 is disposed against the dielectric element 30 whereby the conductive trace 20 is attached to the active surface 11 of the semiconductor die 10 using dielectric element 30. A carrier bond 50 or other electrically conductive element may be attached to the upper surface of the conductive trace 20 to facilitate electrical connection of the CSP 100 with a carrier 900 (shown in drawing FIG. 6).

Typically, a substantially non-conductive material, such as an polyimide tape, is used as the dielectric element 30. The dielectric element 30 is disposed between the active surface 11 of the semiconductor die 10 and the lower surface of the conductive trace 20. Attachment may be affected by the application of heat to form an attachment between the dielectric element 30 and the semiconductor die 10 and conductive trace 20. The dielectric element 30 may also have the surfaces thereof adhesively coated to help facilitate the attachment of a conductive trace 20 to a semiconductor die 10.

10

15

20

Dielectric materials used in existing LOC technology are the preferred dielectric element 30. Such LOC materials techniques are preferred because they allow lamination to occur at a temperature which prevents unwanted oxidation, contamination, and degradation. However, it is realized that other lamination techniques and attachment techniques may be used to attach a conductive trace 20 to a semiconductor die 10 to create the CSP 100 of the present invention.

The conductive bond 40 is typically a wire bond, formed using wire bonding methods and materials known in the art. The conductive bond 40 acts as an electrical connection between the semiconductor die 10 and the conductive trace 20. In the preferred embodiment, a wire bond 40, typically gold or aluminum, is formed between conductive trace 20 and a bond pad 12 on the active surface 11 of semiconductor die 10. It is also understood that conductive bond 40 may be created using TAB bonding techniques, thermocompression bonding techniques where traces 20 extend over bond pads 12 as shown in broken lines, or any other conductive bonding techniques used or developed in the art.

In the present invention, a carrier bond 50 is attached to the upper surface of conductive trace 20 to provide a conductive connection between the chip-scale package 100 and a carrier 900, such as a printed circuit board, as shown in drawing FIG. 6. To form the required conductive connection, the carrier 3 and 50 must be comprised of a conductive material such as gold or copper, but may be formed using any conductive material. Exemplary carrier bonds 50 include solder balls (as illustrated in drawing FIG. 3), conductive resins or polymers containing conductive particles, such as silver or gold (as illustrated in drawing FIG. 4), and the like. The carrier bond 50 may be deposited on conductive trace 20 using any method known in the art.

The chip-scale package 100 is contained within an encapsulation material 60. The encapsulation material 60 surrounds the semiconductor die 10, the conductive traces 20, the laminate 30, the conductive bonds 40, and a portion of the carrier bonds 50. A portion of each carrier bond 50 extends or protrudes outward from the encapsulation material 60 to match a pattern on a carrier substrate such as printed circuit board 900. The

encapsulation material 60 is preferably a material having a low modulus of elasticity, such as CNB777-47 encapsulant offered by Dexter Electronic Materials, City of Industry, California.

Unlike the prior art, the carrier bonds 50 of the present invention are positioned prior to the encapsulation of the CSP 100. Positioning the carrier bonds 50 prior to encapsulation allows the carrier bonds 50 to be attached at any point along the conductive trace 20, thus providing a greater variety of possible patterns for the carrier bonds 50. This is an advantage over the prior art lead configuration as depicted in drawing FIG. 1, because the CSPs of the prior art are limited to using the surfaces of the leads 220 which remain exposed after encapsulation. Likewise, encapsulation of the carrier bonds 50 reinforces and supports the attachment between the carrier bonds 50 and the conductive trace 20. In addition, encapsulation of the entire conductive trace 20 helps to prevent unwanted shorts within the CSP 100 caused by inadvertent conductive connections between the exposed leads 220 of the prior art and a carrier substrate 900.

Illustrated in drawing FIG. 5 is an alternative pattern of carrier bond 50 placement on conductive traces 20. The current invention allows placement of the carrier bonds 50 along the entire span of conductive traces 20. Depending upon the conductive connection pattern desired to electrically connect a chip-scale package 100 of the present invention to a carrier substrate 900, carrier bonds 50 are attached to conductive traces 20 at locations to match the desired trace or terminal pad pattern on the carrier substrate 900. As shown in drawing FIG. 5, three different placements of carrier bonds 50, in positions 50A, 50B, and 50C, respectively, are illustrated as an example of one possible pattern of carrier bonds 50 which could be created using the present invention. It is understood that the variations in patterns is only limited by the configuration and surface area of each of the conductive traces 20 used to fabricate the CSP 100.

Illustrated in drawing FIG. 6 is an attachment of a CSP 100, having a carrier bond 50 pattern as depicted in drawing FIG. 5, with a carrier substrate 900, such as a printed circuit board. Carrier bonds 50A, 50B, and 50C represent carrier bonds 50 placed in a pattern or array corresponding to the pattern of drawing FIG. 5, in order to match the

10

15

20

25

desired trace or terminal pad pattern of the carrier substrate 900. A CSP 100 is attached to a carrier substrate 900 using heat to form the desired electrical connection between the carrier bonds 50 of the CSP 100 and carrier 900.

The process of fabricating a chip-sized package 100 of the present invention begins with a die lamination step wherein a plurality of conductive traces 20, preferably configured as lead fingers in a lead frame configuration, are laminated to a semiconductor die 10 with a dielectric element 30 therebetween. Each conductive trace 20 is bonded to bond pads 12 on an active surface 11 of the semiconductor die 10 using a conductive bond 40. The carrier bonds 50 are attached to each individual conductive trace 20 in a pattern corresponding to a desired attachment pattern on a carrier 900. After a trimming operation wherein the conductive traces (lead fingers) 20 are severed from a surrounding lead frame, the chip-sized package 100 is completed by encapsulating the semiconductor die 10, the dielectric element 30, the conductive traces 20, the conductive bonds 40 and inner portions of the carrier bonds 50 within an encapsulation material 60.

Attachment of a carrier bond 50 to the conductive traces 20 of a CSP 100 prior to encapsulation helps to protect and support the attachment point of the carrier bonds 50 with the conductive trace 20. Such protection decreases the occurrence of defective CSPs and improves the storage and handling capabilities of the completed CSP devices. Likewise, encapsulation of the non-bonded areas of the conductive traces 20 eliminates the possibility of inadvertent conductive connections and electrical shorts following attachment of a CSP 100 to a carrier 900.

Having thus described certain preferred embodiments of the present invention, it is to be understood that the invention defined by the appended claims is not to be limited by particular details set forth in the above description, as many apparent variations thereof are possible without departing from the spirit or scope thereof as hereinafter claimed.

10

15

CLAIMS

What is claimed is:

1. A chip-scale package comprising:

a semiconductor die having an active surface having at least one bond pad thereon; at least one conductive trace having an upper surface and a lower surface, the lower surface of said conductive trace substantially non-conductively attached to a portion of the active surface of said semiconductor die;

at least one conductive bond connecting the at least one conductive trace to the at least one bond pad on the active surface of said semiconductor die;

at least one carrier bond attached to the upper surface of the at least one conductive trace; and

an encapsulant material encapsulating said semiconductor die, the at least one conductive trace, the at least one conductive bond and a portion of the at least one carrier bond, the at least one carrier bond having another portion extending beyond said encapsulant material.

2. A chip-scale package comprising:

a semiconductor die having an active surface having a plurality of bond pads thereon; a dielectric element having an upper surface and a lower surface, the lower surface of said laminate attached to a portion of the active surface of said semiconductor die;

a plurality of conductive traces, each trace of the plurality of conductive traces having an upper surface and a lower surface, the lower surface of each trace of said plurality of conductive traces attached to a portion of the upper surface of said dielectric element for connecting each conductive trace of said plurality of conductive traces to the active surface of said semiconductor die;

a plurality of conductive bond members, at least one conductive bond member of the plurality of conductive bond member connecting each conductive trace of said plurality of conductive traces to at least one bond pad of the plurality of bond pads on the active surface of said semiconductor die;

25

20

25

5

a plurality of conductive carrier bonds, at least one carrier bond disposed on the upper surface of each conductive trace of said plurality of conductive traces; and an encapsulating material disposed about at least portions of said semiconductor die, said dielectric element, said plurality of conductive traces, said plurality of bond wires and a portion of each carrier bond of said plurality of carrier bonds.

- 3. A chip-scale package as in claim 2, wherein said dielectric element includes an adhesive-coated polyimide tape.
- 4. A chip-scale package as in claim 2, wherein said dielectric element includes a polyimide film.
 - 5. A chip-scale package as in claim 2, wherein the upper surface and lower surface of said dielectric element are attached respectively to a portion of the lower surface of each conductive trace of said plurality of conductive traces and a portion of the active surface of said semiconductor die connecting portions of said plurality of conductive traces and portions of said semiconductor die.
 - 6. A chip-scale package as in claim 2, wherein said plurality of conductive traces comprise a plurality of lead fingers.
 - 7. A chip-scale package as in claim 2, wherein said plurality of conductive traces comprise a conductive metal.
 - 8. A chip-scale package as in claim 2, wherein said plurality of conductive bond members comprise a conductive metal.
 - 9. A chip-scale package as in claim 2, wherein said plurality of conductive bond members comprise bond wires.

20

25

- 10. A chip-scale package as in claim 9, wherein said bond wires comprise gold or aluminum.
- 11. A chip-scale package as in claim 2, wherein said plurality of conductive bond members comprise TAB bonds.
 - 12. A chip-scale package as in claim 2, wherein said plurality of conductive bond members comprise thermocompression bonds.
- 13. A chip-scale package as in claim 2, wherein said plurality of carrier bonds include metal.
 - 14. A chip-scale package as in claim 2, wherein said plurality of carrier bonds comprise a conductive or conductor-filled polymer.
 - 15. A chip-scale package as in claim 2, wherein said plurality of carrier bonds are selectively located on the upper surface of said plurality of conductive traces forming an array.
 - 16. A chip-scale package as in claim 2, wherein said plurality of carrier bonds comprise solder balls.
 - 17. A chip-scale package as in claim 2, wherein said encapsulating material comprises a substantially non-conductive material.
 - 18. A chip-scale package as in claim 2, wherein said encapsulating material comprises a material having a low modulus of elasticity.

10

15

20

25

19. A chip-scale package as in claim 2, wherein each carrier bond of said carrier bonds further comprises an upper portion and a lower portion, said lower portion of a carrier bond attached to the upper surface of a conductive trace of said plurality of conductive traces.
20. A chip-scale package as in claim 19, wherein said encapsulating material is

20. A chip-scale package as in claim 19, whe disposed about the lower portions of said carrier bonds.

21. A method for fabricating a chip-scale package comprising: providing a semiconductor die having an active surface having at least one bond pad disposed thereon; providing at least one conductive trace having an upper surface and a lower surface;

dielectrically attaching at least a portion of the lower surface of said at least one conductive trace to a portion of the active surface of said semiconductor die; attaching a conductive bond member between said at least one conductive trace and the at

least one bond pad disposed on the active surface of said semiconductor die; attaching at least one carrier bond to a portion of the upper surface of said at least one conductive trace; and

encapsulating at least portions of said semiconductor die, said at least one conductive trace, said conductive bond and a portion of said at least one carrier bond.

- 22. The method for fabricating a chip-scale package as in claim 21, further comprising forming said at least one conductive trace as a lead frame element.
- 23. The method for fabricating a chip-scale package as in claim 21, further comprising forming said at least one conductive trace of a conductive metal.
- 24. The method for fabricating a chip-scale package as in claim 21, further comprising forming said conductive bond member as a wire bond.

10

15

20

- 25. The method for fabricating a chip-scale package as in claim 21, further comprising forming said conductive bond member as a TAB bond.
- 26. The method for fabricating a chip-scale package as in claim 21, further comprising forming said at least one carrier bond as a solder ball.
- 27. The method for fabricating a chip-scale package as in claim 21, further comprising forming said at least one carrier bond comprises an electrically conductive or conductor-filled polymer.
- 28. The method for fabricating a chip-scale package as in claim 21, wherein said dielectrically attaching is effected using a polyimide tape.
- 29. A method for fabricating a chip-sized package as in claim 21, wherein the step of dielectrically attaching at least a portion of the lower surface of said conductive trace to a portion of the active surface of said semiconductor die further comprises: providing a dielectric material having an upper surface and a lower surface; attaching at least a portion of the lower surface of said joint material to at least a portion of the active surface of said semiconductor die; and

attaching at least a portion the lower surface of said at least one conductive trace to at least a portion of the upper surface of said joint material.

10

ABSTRACT OF THE DISCLOSURE

A chip-scale package and method for making same. A pattern of conductive traces in the form of lead fingers is adhered to the active surface of a semiconductor die, preferably using a dielectric tape. The conductive traces are wire bonded to bond pads of the semiconductor die to establish electrical connections therebetween. Discrete conductive elements are then attached to the conductive traces in a pattern corresponding to a terminal pad pattern on a carrier substrate such as a printed circuit board. The semiconductor die, tape, conductive traces, wire bonds and interior portions of the discrete conductive elements are encapsulated to create a completed chip-scale package having an array of conductive connections protruding through the encapsulant.

N:\2269\3815\Rev pat app.wpd 11/23/99








FIG. 1 Prior Art



1 *










FIG. 5

DECLARATION FOR PATENT APPLICATION (WITH POWER OF ATTORNEY)

As an inventor named below or on any attached continuation page, I hereby declare that: My residence, post office address and citizenship are as stated next to my name. I believe that I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES, the specification of which (check one): is attached hereto. as United States application serial no. _____ and was amended on □ was filed on _____ as PCT international application no. and was amended under PCT Article 19 on □ was filed on I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to the patentability of the subject matter claimed in this application, as "materiality" is defined in Title 37, Code of Federal Regulations § 1.56. I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate or § 365(a) of any PCT international application(s) designating at least one country other than the United States of America listed below and on any attached continuation page and have also identified below and on any attached continuation page any foreign application for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America having a filing date before that of the application(s) on which priority is claimed. Prior foreign/PCT application(s): Priority Claimed (day/month/year filed) No (number) (country) (country) (day/month/year filed) No 4 I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or § 365(c) of PCT international application(s) designating the United States of America listed below and on any attached continuation page and, insofar as the subject matter of each of the claims of this application is not disclosed in any such prior application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose to the U.S. Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of such prior application and the national or PCT international filing date of this application: (filing date) (status - pending, patented or abandoned) (application serial no.) (status - pending, patented or abandoned) (application serial no.) (filing date) =£ I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below: (provisional application no.) (filing date) I bereby appoint the following Registered Practitioners to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith: David V. Trask, Reg. No. 22,012 William S. Britt, Reg. No. 20,969 Thomas J. Rossa, Reg. No. 26,799 Laurence B. Bond, Reg. No. 30,549 Joseph A. Walkowski, Reg. No. 28,765 James R. Duzan, Reg. No. 28,393 Allen C. Turner, Reg. No. 33,041 Kent S. Burningham, Reg. No. 30,453 Edgar R. Cataxinos, Reg. No. 39,931 Brick G. Power, Reg. No. 38,581 Kenneth B. Ludwig, Reg. No. 42,814 Stephen R. Christian, Reg. No. 32,687 Eleanor V. Goodall, Reg. No. 35,162 Paul C. Oestreich, Reg. No. 44,983 Devin R. Jensen, Reg. No. 44,805 Kenneth C. Booth, Reg. No. 42,342 Samuel E. Webb, Reg. No. 44,394 David L. Stott, Reg. No. 43,937 Lia M. Pappas, Reg. No. 34,095 Michael L. Lynch, Reg. No. 30,871 Joseph A. Walkowski, telephone no. (801) 532-1922. Address all correspondence to: TRASK, BRITT & ROSSA P.O. BOX 2550 Salt Lake City, Utah 84110 I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent

1111100

Date

Residence: Boise, Idaho Citizenship: P.R. China Post Office Address: 197 E. Mallard Drive, #225, Boise, Idaho 83706

Full name of first joint inventor: Tongbi Jiang

Inventor's signature

DECLARATION FOR PATENT APPLICATION

(continuation page)

Invention title: METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES

1 Inventor name(s) appearing on first declaration page: Tongbi Jiang 🛛 Additional original, first and joint inventor(s):

Full name of second joint inventor: Edward A. Schrock Inventor's signature

Residence: Boise, Idaho

Citizenship: U.S.A.

Post Office Address: 3188 E. Whitman, Boise, Idaho 83714

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Serial No.: Jiang et al.

Not Yet Assigned

Examiner: Group Art Unit: Unknown

Attorney Docket No.:

Unknown 3815US (98-0670)

Filed: Title:

METHOD OF FABRICATING CHIP-SCALE PACKAGES AND RESULTING STRUCTURES

POWER OF ATTORNEY BY ASSIGNEE AND CERTIFICATE UNDER 37 CFR § 3.73(b)

Assistant Commissioner for Patents Washington, D.C. 20231

Sir:

MICRON TECHNOLOGY, INC., assignee of the entire right, title and interest by assignment from the inventor(s) in the above-identified application, hereby appoints the following attorneys and agents:

David V. Trask, Reg. No. 22,012 Laurence B. Bond, Reg. No. 30,549 Allen C. Turner, Reg. No. 33,041 Stephen R. Christian, Reg. No. 32,687 Paul C Oestreich, Reg. No. 44,983 Kenneth C. Booth, Reg. No. 42,342 Michael L. Lynch, Reg. No. 30,871 William S. Britt, Reg. No. 20,969 Joseph A. Walkowski, Reg. No. 28,765 Kent S. Burningham, Reg. No. 30,453 Brick G. Power, Reg. No. 38,581 Devin R. Jensen, Reg. No. 44,805 Samuel E. Webb, Reg. No. 44,394 Lia M. Pappas, Reg. No. 34,095 Thomas J. Rossa, Reg. No. 26,799 James R. Duzan, Reg. No. 28,393 Edgar R. Cataxinos, Reg. No. 39,931 Kenneth B. Ludwig, Reg. No. 42,814 David L. Stott, Reg. No. 43,937 Eleanor V. Goodall, Reg. No. 35,162

as its attorneys with full power of substitution to prosecute this application and all applications claiming filing date priority therefrom and to transact all business in the U.S. Patent and Trademark Office in connection therewith.

The above-identified assignee hereby elects, pursuant to 37 C.F.R. § 3.71, to conduct the prosecution of the above-identified patent application to the exclusion of the inventor(s).

A chain of title from the inventor(s) of the above-identified patent application to the above-identified assignee is shown:

- [] In an assignment recorded in the U.S. Patent and Trademark Office at Reel, Frame.
- [X] In an assignment filed herewith for recordation, a true copy of which is attached hereto.

The undersigned has reviewed the above-identified assignment and, to the best of his knowledge and belief, title is in the above-identified assignee.

The undersigned further avers that he is empowered to make and sign the foregoing certification on behalf of the above-identified assignee, and to take the action set forth herein on its behalf.

Please direct all communications regarding the above-identified application to:

Joseph A. Walkowski, TRASK, BRITT & ROSSA P.O. Box 2550 Salt Lake City, UT 84110 Tele: (801) 532-1922

Tele: (801) 532-1922 Fax: (801) 531-9168

Respectfully Submitted,

MICRON TECHNOLOGY, INC.

Date: 200 12, 2000

Michael L. Lynch, Esq. Reg. No. 30,871

Chief Patent Counsel,

MICRON TECHNOLOGY, INC.

N:\2269\3815\POA by Assignee.wpd3